Creating Multimedia Future Today

image 4

H.264/AVC Decoder
+ Audio Decoder

auction slider
Available for FPGAs and ASICs
Integrated solution for audio and video decoding
No need for external audio and video synchronization Audio latency adjustable internally
image 1

Hardware/software solution for audio and video processing in real-time

auction slider
Available for FPGAs and ASICs
Applications upgradable after deployment
  Saves energy, area and development time
  Optimized to fulfill the customer specifications
  Latency controller to synchronize A/V sources
image 2

Hardware/software solution for video decoding in real-time

auction slider
Available for FPGAs and ASICs
H.264 Main Profile video decoder
HD resolution (1920x1080p@30fps)
Fast audio and video integration
Share common Multimedia Platform
Fast customization time
image 3

Hardware/software solution to encode/decode any number of independent streams in real-time

auction slider
Available for FPGAs and ASICs
Audio codecs for MPEG and AAC formats
  Support any combination of audio formats
  Support all multi-channel modes
  Low-frequency low-power solution
  Latency controller to synchronize multiple sources
IP Cores Powered by Coreworks® Multimedia Platform

Video Decoders

H.264/AVC HD decoder IP core for ASIC or FPGA. Supports the Main Profile, up to level 4 (1920x1080p@30fps) with 8 bits per sample and 4:2:0 chroma format.

Audio Codecs

Real time IP core audio codecs for ASICs and FPGAs.
Support for multi-stream multi-format MPEG or AAC. Other formats available upon request.

Multimedia Decoders

All-in-one H.264/AVC HD decoder + audio decoder for ASIC and FPGA.
Audio and video output streams are synchronized internally. Small silicon footprint.

Sample Rate Converters

Asynchronous audio sample rate converters to synchronize audio equipment operating at different sample rates.
Support for multiple audio channels.

Audio Interfaces

Input and output interfaces for digital audio (SPDIF, I2S, and TDM). Fully digital designs (no PLLs). Includes interfaces for standard buses (e.g. AMBA AHB).

Data Compression

Lossless data compressor and decompressor based on the LZRW3 algorithm. Highly optimized implementation, ideal for ASICs and FPGAs.

Multimedia Platform is a customizable processing engine composed by:

  • one or several instances of a proprietary RISC processor
  • one or several instances of a patented reconfigurable accelerator
  • general purpose and standard I/O interfaces
Overview of Multimedia Platform
Overview of Multimedia Platform
Overview of Multimedia Platform

Ideal for audio/video processing, computer vision, or any DSP application. Customization enables nearly optimal solutions, saving power, area and development time. Enables upgradability after deployment. [more]

Close dropdown
© Copyright 2004-2016 Coreworks S.A. All rights reserved. [Last updated Jul 25, 2016] - Website terms of use